



General Description

The MAX9709 stereo/mono, Class D audio power amplifier delivers up to 2 x 25W into an 8Ω stereo mode and 1 x 50W into a 4Ω load in mono mode while offering up to 87% efficiency. The MAX9709 provides Class AB amplifier performance with the benefits of Class D efficiency. eliminating the need for a bulky heatsink and conserving power. The MAX9709 operates from a single +10V to +22V supply, driving the load in a BTL configuration.

The MAX9709 offers two modulation schemes: a fixed-frequency modulation (FFM) mode, and a spread-spectrum modulation (SSM) mode that reduces EMI-radiated emissions. The MAX9709 can be synchronized to an external clock from 600kHz to 1.2MHz. A synchronized output allows multiple units to be cascaded in the system.

Features include fully differential inputs, comprehensive click-and-pop suppression, and four selectable-gain settings (22dB, 25dB, 29.5dB, and 36dB). A pin-programmable thermal flag provides seven different thermal warning thresholds. Short-circuit and thermal-overload protection prevent the device from being damaged during a fault condition.

The MAX9709 is available in 56-pin TQFN (8mm x 8mm x 0.8mm) and 64-pin TQFP (10mm x 10mm x 1.4mm) packages, and is specified over the extended -40°C to +85°C temperature range.

Applications

LCD TVs PDP TVs Automotive PC/HiFi Audio Solutions

Pin Configurations appear at end of data sheet.

Features


- ♦ 2 x 25W Output Power in Stereo Mode $(8\Omega, THD = 10\%)$
- ♦ 1 x 50W Output Power in Mono Mode $(4\Omega, THD = 10\%)$
- ♦ High Efficiency: Up to 87%
- **♦ Filterless Class D Amplifier**
- ♦ Unique Patented Spread-Spectrum Mode
- ♦ Programmable Gain (+22dB, +25dB, +29.5dB, +36dB)
- ♦ High PSRR (90dB at 1kHz)
- **♦ Differential Inputs Suppress Common-Mode** Noise
- ♦ Shutdown and Mute Control
- ♦ Integrated Click-and-Pop Suppression
- ♦ Low 0.1% THD+N
- **♦** Current Limit and Thermal Protection
- **♦ Programmable Thermal Flag**
- ♦ Clock Synchronization Input and Output
- ♦ Available in Thermally Efficient, Space-Saving Packages: 56-Pin TQFN and 64-Pin TQFP

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX9709ETN+	-40°C to +85°C	56 TQFN-EP**	T5688-3
MAX9709ECB+*	-40°C to +85°C	64 TQFP-EP**	C64E-6

⁺Denotes lead-free package.

Simplified Block Diagram



Maxim Integrated Products 1

^{*}Future product—Contact factory for availability.

^{**}EP = Exposed paddle.

ABSOLUTE MAXIMUM RATINGS

PV _{DD} , V _{DD} to PGND, GND0.3 to +30V PV _{DD} to V _{DD} 0.3V to +0.3V OUTR+, OUTR-, OUTL+,	Continuous Power Dissipation (T _A = +70°C) 56-Pin Thin QFN (derate 47.6mW/°C above +70°C)3.81W 64-Pin TQFP (derate 43.5mW/°C above +70°C)3.48W
OUTL- to PGND, GND0.3V to (PVDD + 0.3V)	Operating Temperature Range40°C to +85°C
C1N to GND0.3V to (PV _{DD} + 0.3V)	Storage Temperature Range65°C to +150°C
C1P to GND(PV _{DD} - 0.3V) to (CPV _{DD} + 0.3V)	Junction Temperature+150°C
CPV _{DD} to GND(PV _{DD} - 0.3V) to +40V	Thermal Resistance (θ _{JC})
All Other Pins to GND0.3V to +12V	56-Pin Thin QFN
Continuous Input Current (except PVDD, VDD, OUTR+,	64-Pin TQFP2°C/W
OUTR-, OUTL+, and OUTL-)20mA	Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(PV_{DD} = V_{DD} = +20V, PGND = GND = 0V, C_{SS} = 0.47μF, C_{REG} = 0.01μF, C1 = 0.1μF, C2 = 1μF, R_{LOAD} = ∞, MONO = low (stereo mode), <math>\overline{SHDN} = \overline{MUTE} = \text{high}$, G1 = low, G2 = high (Av = 22dB), FS1 = FS2 = high (SSM), SYNCIN = low. All load resistors (R_L) are connected between OUT_+ and OUT_-, unless otherwise stated. $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.) (Note 1)

PARAMETER	SYMBOL	co	ONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage Range	V _{DD}	Inferred from PSR	Inferred from PSRR test			22	V
Shutdown Current	ISHDN	SHDN = low			0.1	1	μΑ
Shutdown to Full Operation	tson				100		ms
Mute to Full Operation	tmute				100		ms
		G1 = 0, G2 = 1		50	85	125	
Input Impadance	D	G1 = 1, G2 = 1		40	63	90	kΩ
Input Impedance	R _{IN}	G1 = 1, G2 = 0		25	43	60	K22
		G1 = 0, G2 = 0		12	21	30	
Output Pulldown Resistance		SHDN = GND			600		kΩ
Output Offset Voltage	Vos	AC-coupled input OUT_+ and OUT_	, measured between		3	±40	mV
	PSRR	PV _{DD} = 10V to 22V		67	90		
Power-Supply Rejection Ratio		200mV _{P-P} ripple	f _{RIPPLE} = 1kHz		90	С	dB
		(Note 2)	f _{RIPPLE} = 20kHz		52		
Carrer Mada Daiastica Datia	OMBD	DC, input referred	l	49	70		-ID
Common-Mode Rejection Ratio	CMRR	f = 20Hz to 20kHz	z, input referred		60		dB
Switch On-Resistance	R _{DS}	One power switch	1		0.3	0.6	Ω
		FS1	FS2				
		0	0	180	200	220	
Switching Frequency	fsw	1	1 (SSM)		200		kHz
		1	0		160		
		0	1		250		
Oscillator Spread Bandwidth		FS1 = FS2 = high	(SSM)		±2		%
SYNCIN Lock Range		Equal to f _{SW} x 4		600		1200	kHz

ELECTRICAL CHARACTERISTICS (continued)

 $(PV_{DD} = V_{DD} = +20V, PGND = GND = 0V, C_{SS} = 0.47\mu F, C_{REG} = 0.01\mu F, C1 = 0.1\mu F, C2 = 1\mu F, R_{LOAD} = ∞, MONO = low (stereo mode), SHDN = MUTE = high, G1 = low, G2 = high (A_V = 22dB), FS1 = FS2 = high (SSM), SYNCIN = low. All load resistors (R_L) are connected between OUT_+ and OUT_-, unless otherwise stated. <math>T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.) (Note 1)

PARAMETER	SYMBOL		CONE	DITION	S	MIN	TYP	MAX	UNITS
		G1 = 0, G2 =	: 1			21.6	22.0	22.3	
	۸	G1 = 1, G2 =	: 1			24.9	25.0	25.6	dB
Gain	Av	G1 = 1, G2 =	: 0			29.2	29.5	29.9	
		G1 = 0, G2 =	: 0			35.9	36.0	36.6	
		TH2	TH1		TH0				
		0	0		0		80		
		0	0		1		90		
		0	1		0		100		
TEMP Flag Threshold	T _{FLAG}	0	1		1		110		°C
		1	0		0		120		
		1	0		1		129		
		1	1		0		139		
		1	1		1				
TEMP Flag Accuracy		From +80°C	to +140°	C				±6	°C
TEMP Flag Hysteresis							2		°C
STEREO MODE (RLOAD = 8Ω , N	ote 3)								
Quiescent Current		MUTE = 1, R	LOAD =	×			20	33	mA
Quiescent Guirent		MUTE = 0					6.5	13	ША
			$P_{VDD} = 20V$) = 20V	25			
Output Power	Роит	f = 1kHz, TH[PVDE	P _{VDD} = 22V		29		W
·					$\Omega = 12V,$ $\Delta D = 4\Omega$		15		
Total Harmonic Distortion Plus Noise	THD+N	f = 1kHz, BW P _{OUT} = 12W	$f = 1kHz$, $BW = 22Hz$ to $22kHz$, $P_{OUT} = 12W$			0.1		%	
Signal-to-Noise Ratio	SNR	P _{OUT} = 10W			22Hz to 22kHz		91		dB
- 5.g. ar to 110.00 riatio	Sivii	. 001 - 1000			A-weighted		96		35
Efficiency	η	P _{OUT} = 25W -	P _{OUT} = 25W + 25W, f = 1kHz				87		%
Left-Right Channel Gain Matching		R _{LOAD} = ∞					0.2		%

ELECTRICAL CHARACTERISTICS (continued)


 $(PV_{DD} = V_{DD} = +20V, PGND = GND = 0V, C_{SS} = 0.47\mu F, C_{REG} = 0.01\mu F, C1 = 0.1\mu F, C2 = 1\mu F, R_{LOAD} = ∞, MONO = low (stereo mode), SHDN = MUTE = high, G1 = low, G2 = high (A_V = 22dB), FS1 = FS2 = high (SSM), SYNCIN = low. All load resistors (R_L) are connected between OUT_+ and OUT_-, unless otherwise stated. <math>T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.) (Note 1)

PARAMETER	SYMBOL		CONDITIO	ONS	MIN	TYP	MAX	UNITS
Output Short-Circuit Current Threshold	I _{SC}	$R_{LOAD} = 0\Omega$				3		А
		Peak voltage		Into shutdown	-63			
Click-and-Pop Level	KCP	samples/secondseco		Out of shutdown		-55		dBV
MONO MODE (R _{LOAD} = 4Ω , MON	IO = HIGH) (I	Note 6)						•
0		MUTE = 1, R	LOAD = ∞			20		
Quiescent Current		MUTE = 0				6.5		mA
Output Power	Dou IT	f = 1kHz,	R _{LOAD} = 8	βΩ		25		١٨/
Output Fower	Pout	THD = 10%	RLOAD = 4	ΙΩ		50		W
Total Harmonic Distortion Plus Noise	THD+N	f = 1kHz, BW = 22Hz to 22kHz, Pout = 22W 0.09			%			
0: 1: 1: 5:	ONE	POUT = 10W		20Hz to 20kHz		91		I.D.
Signal-to-Noise Ratio	SNR			A-weighted		95		dB
Efficiency	η	P _{OUT} = 54W,	, f = 1kHz			86		%
Output Short-Circuit Current Threshold	Isc	$R_{LOAD} = 0\Omega$				6		А
	1,	Peak voltage		Into shutdown		-60		ID) (
Click-and-Pop Level	KCP	samples/secondseco		Out of shutdown		-63		dBV
DIGITAL INPUTS (SHDN, MUTE,	G1, G2, FS1,	FS2, TH0, TH	1, TH2, SYN	ICIN, MONO)				l
Logic-Input Current	I _{IN}	0 to 12V					1	μΑ
Logic-Input High Voltage	VIH				2.5			V
Logic-Input Low Voltage	VIL						0.8	V
OPEN-DRAIN OUTPUTS (TEMP,	SYNCOUT)							
Open-Drain Output Low Voltage	V _{OL}	$I_{SINK} = 3mA$					0.4	V
Leakage Current	ILEAK	V _{PULLUP} = 5.	.5V			0.2		μΑ

- Note 1: All devices are 100% production tested at +25°C. All temperature limits are guaranteed by design.
- Note 2: Inputs AC-coupled to GND.
- **Note 3:** Testing performed with an 8Ω resistive load in series with a 68µH inductive load across the BTL outputs.
- Note 4: Minimum output power is guaranteed by pulse testing.
- **Note 5:** Testing performed with an 8Ω resistive load in series with a $68\mu H$ inductive load connected across BTL outputs. Mode transitions are controlled by \overline{SHDN} .
- **Note 6:** Testing performed with a 4Ω resistive load in series with a 33μ H inductive load across the BTL outputs.

Typical Operating Characteristics


 $(PV_{DD} = V_{DD} = +20V, PGND = GND = 0V, C_{SS} = 0.47\mu F, C_{REG} = 0.01\mu F, C1 = 0.1\mu F, C2 = 1\mu F, R_{LOAD} = 8\Omega, \overline{SHDN} = high, MONO = low, \overline{MUTE} = high, G1 = low, G2 = high, FS1 = FS2 = high (SSM), SYNCIN = low. All load resistors (R_L) are between OUT_+ and OUT_-, TA = +25°C, unless otherwise stated.)$




Typical Operating Characteristics (continued)

 $(PV_{DD} = V_{DD} = +20V, PGND = GND = 0V, C_{SS} = 0.47 \mu F, C_{REG} = 0.01 \mu F, C1 = 0.1 \mu F, C2 = 1 \mu F, R_{LOAD} = 8\Omega, \overline{SHDN} = high, MONO$ = low, MUTE = high, G1 = low, G2 = high, FS1 = FS2 = high (SSM), SYNCIN = low. All load resistors (RL) are between OUT_+ and OUT_-, $T_A = +25$ °C, unless otherwise stated.)


TOTAL HARMONIC DISTORTION PLUS NOISE vs. OUTPUT POWER




TOTAL HARMONIC DISTORTION PLUS NOISE vs. FREQUENCY (MONO MODE)




WIDEBAND OUTPUT SPECTRUM (SSM MODE)




WIDEBAND OUTPUT SPECTRUM (FFM MODE)



OUTPUT FREQUENCY SPECTRUM (SSM MODE)




OUTPUT FREQUENCY SPECTRUM (FFM MODE)





Typical Operating Characteristics (continued)


 $(PV_{DD} = V_{DD} = +20V, PGND = GND = 0V, C_{SS} = 0.47\mu F, C_{REG} = 0.01\mu F, C1 = 0.1\mu F, C2 = 1\mu F, R_{LOAD} = 8\Omega, \overline{SHDN} = high, MONO = low, \overline{MUTE} = high, G1 = low, G2 = high, FS1 = FS2 = high (SSM), SYNCIN = low. All load resistors (R_L) are between OUT_+ and OUT_-, T_A = +25°C, unless otherwise stated.)$


OUTPUT POWER vs. SUPPLY VOLTAGE

















Typical Operating Characteristics (continued)


 $(PV_{DD} = V_{DD} = +20V, PGND = GND = 0V, C_{SS} = 0.47\mu F, C_{REG} = 0.01\mu F, C1 = 0.1\mu F, C2 = 1\mu F, R_{LOAD} = 8\Omega, \overline{SHDN} = high, MONO = low, \overline{MUTE} = high, G1 = low, G2 = high, FS1 = FS2 = high (SSM), SYNCIN = low. All load resistors (R_L) are between OUT_+ and OUT_-, T_A = +25°C, unless otherwise stated.)$








MAXIMUM STEADY-STATE OUTPUT POWER vs. TEMPERATURE (STEREO MODE)



MAXIMUM STEADY-STATE OUTPUT POWER vs. TEMPERATURE (MONO MODE)*



*MEASURED WITH THE MAX9709EVKIT, JUNCTION TEMPERATURE MAINTAINED AT +110°C.

Pin Description

PI	PIN		FUNCTION			
TQFP	TQFN	NAME	FUNCTION			
1, 8, 13, 16, 17, 32, 33, 41, 48, 49, 50, 55, 58, 63, 64	1, 12, 42, 43, 44, 55, 56	N.C.	No Connection. Not internally connected.			
2, 3, 4, 45, 46, 47, 56, 57	2, 3, 4, 39, 40, 41, 49, 50	PGND	Power Ground			
5, 6, 7, 42, 43, 44	5, 6, 7, 36, 37, 38	PV _{DD}	Positive Power Supply. Bypass to PGND with a 0.1µF and a 47µF capacitor with the smallest capacitor placed as close to pins as possible.			

Pin Description (continued)

TOPP TOPN 9 8 C1N Charge-Pump Flying Capacitor C1, Negative Terminal 10 9 C1P Charge-Pump Flying Capacitor C1, Positive Terminal 11 10 CPVDD Charge-Pump Flying Capacitor C1, Positive Terminal 11 11 SYNCOUT Open-Drain Slew-Rate-Limited Clock Output. Pullup with a 1μF capacitor as close to pin as possible. 12 11 SYNCOUT Open-Drain Slew-Rate-Limited Clock Output. Pullup with a 10kΩ to resistor to REG. 13 SYNCIN Clock Synchronization Input. Allows for synchronization of the internal oscillator with an external clock. 15 14 FS2 Frequency Select 2 18 15 FS1 Frequency Select 1 19 16 INL- Left-Channel Regative Input (Stereo Mode Only) 20 17 INL+ Left-Channel Positive Input (Stereo Mode Only) 21 18 MONO Mono/Stereo Mode Input. Drive logic high for mono mode. Drive logic low for stereo mode. 22 23, 24 19, 20, 21 REG Internal Regulator Output Voltage (6V). Bypass with a 0.01μF capacitor to GND. 25, 26 22, 23 GND Analog Ground 27 24 SS Soft-Start. Connect a 0.47μF capacitor to GND to utilize soft-start power-up sequence. 28 25 VDD Analog Power Supply. Bypass to GND with a 0.1μF capacitor as close to pin as possible. 29 26 INR- Right-Channel Positive Input. In mono mode, INR+ is the positive input. 30 27 INR+ Right-Channel Positive Input. In mono mode, INR+ is the positive input. 31 28 G1 Gain Select input 1 34 29 G2 Gain Select input 2 Active-Low Mute Input. Drive SHDN high for normal operation. Drive SHDN low to place the device in mute. In mute mode, Class D output stage is no longer switching. Drive high for normal operation. MUTE is internally pulled up to V _{FEQ} with a 100Ω resistor. 36 31 THZ Temperature Flag Threshold Select Input 1 40 35 THO Temperature Flag Threshold Select Input 0 51,52 45,48 OUTPR Right-Channel Positive Output 53,54 47,48 OUTPR Right-Channel Positive Output 54,66 51,57 OUTL- Left-Channel Positive Output 55,54 53,54 OUTL- Left-Channel Positive Output 56,60 51,52 OUTL- Left-Channel Positive Output 57,57 CARD RIGHT REMARKS REMARKS REMARKS REMARKS REMARKS REMARKS REMARKS	PI	PIN		FUNCTION				
10 9 C1P Charge-Pump Flying Capacitor C1, Positive Terminal 11 10 CPVDD 12 11 SYNCOUT Open-Drain Slew-Rate-Limited Clock Output. Pullup with a 1μF capacitor as close to pin as possible. 14 13 SYNCIN Clock Synchronization Input. Allows for synchronization of the Internal oscillator with an external clock. 15 14 FS2 Frequency Select 1 18 15 FS1 Frequency Select 1 19 16 INL- 17 INL+ Left-Channel Negative Input (Stereo Mode Only) 20 17 INL+ Left-Channel Positive Input (Stereo Mode Only) 21 18 MONO 22 23, 24 19, 20, 21 REG Internal Regulator Output Voltage (6V). Bypass with a 0.01μF capacitor to GND. 25, 26 22, 23 GND Analog Ground 27 24 SS Soft-Start. Connect a 0.47μF capacitor to GND to utilize soft-start power-up sequence. 28 25 VDD Analog Power Supply. Bypass to GND with a 0.1μF capacitor as close to pin as possible. 30 27 INR+ Right-Channel Regative Input. In mono mode, INR+ is the negative input. 31 28 G1 Gain Select input 1 34 29 G2 Gain Select input 1 34 29 G2 Gain Select input 2 35 Active-Low Mute Input. Drive SHDN high for normal operation. Drive SHDN low to place the device in mute. In mute mode. Class D output stage is no longer switching. Drive high for normal operation. MUTE is internally pulled up to Virgacy with a 100μ2 resistor to REG. 36 31 TEMP Thermal Flag Output, Open Drain. Pullup with a 10kΩ resistor to REG. 37 32 TEMP Thermal Flag Threshold Select Input 1 40 35 THO Temperature Flag Threshold Select Input 0 51,52 45,46 OUTR- Right-Channel Positive Output 51,52 47,48 OUTR- Right-Channel Positive Output 51,62 53,54 OUTL- Left-Channel Positive Output	TQFP	TQFN	NAME	FUNCTION				
11 10 CPVDD Charge-Pump Power Supply. Bypass to PVDp with a 1μF capacitor as close to pin as possible. 12 11 SYNCOUT Open-Drain Slew-Rate-Limited Clock Output. Pullup with a 10kΩ to resistor to REG. 14 13 SYNCIN Clock Synchronization Input. Allows for synchronization of the internal oscillator with an external clock. 15 14 FS2 Frequency Select 2 16 15 FS1 Frequency Select 2 17 Frequency Select 1 19 16 INL- Left-Channel Negative Input (Stereo Mode Only) 20 17 INL+ Left-Channel Positive Input (Stereo Mode Only) 21 18 MONO Mono/Stereo Mode Input. Drive logic high for mono mode. Drive logic low for stereo mode. 22, 23, 24 19, 20, 21 REG Internal Regulator Output Voltage (6V). Bypass with a 0.01μF capacitor to GND. 25, 26 22, 23 GND Analog Ground 27 24 SS Soft-Start. Connect a 0.47μF capacitor to GND to utilize soft-start power-up sequence. 28 25 VDD Analog Power Supply. Bypass to GND with a 0.1μF capacitor as close to pin as possible. 29 26 INR- Right-Channel Negative Input. In mono mode, INR- is the negative input. 30 27 INR+ Right-Channel Positive Input. In mono mode, INR- is the positive input. 31 28 G1 Gain Select input 1 34 29 G2 Gain Select input 2 35 30 SHDN Active-Low Shutdown Input. Drive SHDN high for normal operation. Drive SHDN low to place the device in shutdown mode. Active-Low Mute Input. Drive logic low to place the device in mute. In mute mode, class D output stage is no longer switching. Drive high for normal operation. MUTE is internally pulled up to V _{REG} with a 100kΩ resistor to REG. 38 33 TH2 Temperature Flag Threshold Select Input 1 40 35 TH0 Temperature Flag Threshold Select Input 1 59, 60 51, 52 OUTL- Left-Channel Positive Output 61, 62 53, 54 OUTL- Left-Channel Positive Output	9	8	C1N	Charge-Pump Flying Capacitor C1, Negative Terminal				
11 11 SYNCOUT Open-Drain Slew-Rate-Limited Clock Output. Pullup with a 10kΩ to resistor to REG. 14 13 SYNCIN Clock Synchronization Input. Allows for synchronization of the internal oscillator with an external clock. 15 14 FS2 Frequency Select 2 18 15 FS1 Frequency Select 1 19 16 INL- Left-Channel Negative Input (Stereo Mode Only) 20 17 INL+ Left-Channel Positive Input (Stereo Mode Only) 21 18 MONO Mono/Stereo Mode Input. Drive logic high for mono mode. Drive logic low for stereo mode. 22, 23, 24 19, 20, 21 REG Internal Regulator Output Voltage (6V). Bypass with a 0.01μF capacitor to GND. 25, 26 22, 23 GND Analog Ground 27 24 SS Soft-Start. Connect a 0.47μF capacitor to GND to utilize soft-start power-up sequence. 28 25 VDD Analog Power Supply. Bypass to GND with a 0.1μF capacitor as close to pin as possible. 29 26 INR- Right-Channel Negative Input. In mono mode, INR- is the negative input. 30 27 INR+ Right-Channel Positive Input. In mono mode, INR- is the positive input. 31 28 G1 Gain Select input 1 34 29 G2 Gain Select input 2 35 30 SHDN Active-Low Shutdown Input. Drive SHDN high for normal operation. Drive SHDN low to place the device in mute. In mute mode. Class D output stage is no longer switching. Drive high for normal operation. MUTE is internally pulled up to Vigc with a 100kΩ resistor. 37 32 TEMP Thermal Flag Output, Open Drain. Pullup with a 10kΩ resistor to REG. 38 33 TH2 Temperature Flag Threshold Select Input 1 40 35 TH0 Temperature Flag Threshold Select Input 1 40 35 TH0 Temperature Flag Threshold Select Input 1 51, 52 45, 46 OUTR- Right-Channel Positive Output 53, 54 47, 48 OUTR- Right-Channel Positive Output 61, 62 53, 54 OUTL- Left-Channel Positive Output	10	9	C1P	Charge-Pump Flying Capacitor C1, Positive Terminal				
14 13 SYNCIN Clock Synchronization Input. Allows for synchronization of the internal oscillator with an external clock.	11	10	CPV _{DD}					
14 13 SYNCIN external clock.	12	11	SYNCOUT	Open-Drain Slew-Rate-Limited Clock Output. Pullup with a $10k\Omega$ to resistor to REG.				
18 15 FS1 Frequency Select 1 19 16 INL- Left-Channel Negative Input (Stereo Mode Only) 20 17 INL+ Left-Channel Positive Input (Stereo Mode Only) 21 18 MONO Mono/Stereo Mode Input. Drive logic high for mono mode. Drive logic low for stereo mode. 22, 23, 24 19, 20, 21 REG Internal Regulator Output Voltage (6V). Bypass with a 0.01μF capacitor to GND. 25, 26 22, 23 GND Analog Ground 27 24 SS Soft-Start. Connect a 0.47μF capacitor to GND to utilize soft-start power-up sequence. 28 25 VDD Analog Power Supply. Bypass to GND with a 0.1μF capacitor as close to pin as possible. 29 26 INR- Right-Channel Negative Input. In mono mode, INR- is the negative input. 30 27 INR+ Right-Channel Positive Input. In mono mode, INR- is the positive input. 31 28 G1 Gain Select input 2 35 30 SHDN Active-Low Shutdown Input. Drive SHDN high for normal operation. Drive SHDN low to place the device in shutdown mode. 4 Active-Low Shutdown Input. Drive Input. Drive Input to place the device in mute. In mute mode, Class D output stage is no longer switching. Drive high for normal operation. MUTE is internally pulled up to V _{REG} with a 100kΩ resistor to REG. 38 33 TH2 Temperature Flag Threshold Select Input 2 39 34 TH1 Temperature Flag Threshold Select Input 2 39 TEMP Thermal Flag Output, Open Drain. Pullup with a 10kΩ resistor to REG. 31 Temperature Flag Threshold Select Input 2 32 Temperature Flag Threshold Select Input 2 33 Temperature Flag Threshold Select Input 1 34 Temperature Flag Threshold Select Input 0 35 THO Temperature Flag Threshold Select Input 0 36 THO Temperature Flag Threshold Select Input 0 37 Temperature Flag Threshold Select Input 0 38 THO Temperature Flag Threshold Select Input 0 39 Temperature Flag Threshold Select Input 0 30 Temperature Flag Threshold Select Input 0 30 Temperature Flag Threshold Select Input 0 31 Temperature Flag Threshold Select Input 0 32 Temperature Flag Threshold Select Input 0 33 Temperature Flag Threshold Select Input 0 34 Temperature Flag Threshold Select Input 0 35 Temperature Flag Threshold Sele	14	13	SYNCIN	' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '				
19 16 INL- Left-Channel Negative Input (Stereo Mode Only) 20 17 INL+ Left-Channel Positive Input (Stereo Mode Only) 21 18 MONO Mono/Stereo Mode Input. Drive logic high for mone mode. Drive logic low for stereo mode. 22, 23, 24 19, 20, 21 REG Internal Regulator Output Voltage (6V). Bypass with a 0.01μF capacitor to GND. 25, 26 22, 23 GND Analog Ground 27 24 SS Soft-Start. Connect a 0.47μF capacitor to GND to utilize soft-start power-up sequence. 28 25 VDD Analog Power Supply. Bypass to GND with a 0.1μF capacitor as close to pin as possible. 29 26 INR- Right-Channel Negative Input. In mone mode, INR- is the negative input. 31 28 G1 Gain Select input 1 34 29 G2 Gain Select input 2 35 30 SHDN Active-Low Shutdown Input. Drive SHDN high for normal operation. Drive SHDN low to place the device in shutdown mode. 36 31 MUTE Class D output stage is no longer switching. Drive high for normal operation. MUTE is internally pulled up to V _{REG} with a 100kΩ resistor to REG. 38 33 TH2 Temperature Flag Threshold Select Input 2 39 34 TH1 Temperature Flag Threshold Select Input 2 40 35 TH0 Temperature Flag Threshold Select Input 0 51, 52 45, 46 OUTR- Right-Channel Positive Output 59, 60 51, 52 OUTL- Left-Channel Positive Output 61, 62 53, 54 OUTL+ Left-Channel Positive Output	15	14	FS2	Frequency Select 2				
20 17 INL+ Left-Channel Positive Input (Stereo Mode Only) 21 18 MONO Mono/Stereo Mode Input. Drive logic high for mono mode. Drive logic low for stereo mode. 22, 23, 24 19, 20, 21 REG Internal Regulator Output Voltage (6V). Bypass with a 0.01μF capacitor to GND. 25, 26 22, 23 GND Analog Ground 27 24 SS Soft-Start. Connect a 0.47μF capacitor to GND to utilize soft-start power-up sequence. 28 25 VDD Analog Power Supply. Bypass to GND with a 0.1μF capacitor as close to pin as possible. 29 26 INR- Right-Channel Negative Input. In mono mode, INR- is the negative input. 30 27 INR+ Right-Channel Positive Input. In mono mode, INR+ is the positive input. 31 28 G1 Gain Select input 1 34 29 G2 Gain Select input 2 35 30 SHDN Active-Low Shutdown Input. Drive SHDN high for normal operation. Drive SHDN low to place the device in shutdown mode. 36 31 MUTE Class D output stage is no longer switching. Drive high for normal operation. MUTE is internally pulled up to VREG with a 100kΩ resistor. 37 32 TEMP Thermal Flag Output, Open Drain. Pullup with a 10kΩ resistor to REG. 38 33 TH2 Temperature Flag Threshold Select Input 2 39 34 TH1 Temperature Flag Threshold Select Input 1 40 35 TH0 Temperature Flag Threshold Select Input 0 51, 52 45, 46 OUTR- Right-Channel Negative Output 53, 54 47, 48 OUTR- Right-Channel Positive Output 61, 62 53, 54 OUTL- Left-Channel Positive Output	18	15	FS1	Frequency Select 1				
Mono/Stereo Mode Input. Drive logic high for mono mode. Drive logic low for stereo mode.	19	16	INL-	Left-Channel Negative Input (Stereo Mode Only)				
mode. 22, 23, 24	20	17	INL+	Left-Channel Positive Input (Stereo Mode Only)				
25, 26 22, 23 GND Analog Ground 27 24 SS Soft-Start. Connect a 0.47μF capacitor to GND to utilize soft-start power-up sequence. 28 25 VDD Analog Power Supply. Bypass to GND with a 0.1μF capacitor as close to pin as possible. 29 26 INR- Right-Channel Negative Input. In mono mode, INR- is the negative input. 30 27 INR+ Right-Channel Positive Input. In mono mode, INR+ is the positive input. 31 28 G1 Gain Select input 1 34 29 G2 Gain Select input 2 35 30 SHDN Active-Low Shutdown Input. Drive SHDN high for normal operation. Drive SHDN low to place the device in shutdown mode. 4 Active-Low Mute Input. Drive logic low to place the device in mute. In mute mode, Class D output stage is no longer switching. Drive high for normal operation. MUTE is internally pulled up to V _{REG} with a 100kΩ resistor. 37 32 TEMP Thermal Flag Output, Open Drain. Pullup with a 10kΩ resistor to REG. 38 33 TH2 Temperature Flag Threshold Select Input 2 39 34 TH1 Temperature Flag Threshold Select Input 1 40 35 TH0 Temperature Flag Threshold Select Input 0 51, 52 45, 46 OUTR- Right-Channel Negative Output 53, 54 47, 48 OUTR+ Right-Channel Positive Output 59, 60 51, 52 OUTL- Left-Channel Positive Output 61, 62 53, 54 OUTL+ Left-Channel Positive Output	21	18	MONO					
27 24 SS Soft-Start. Connect a 0.47μF capacitor to GND to utilize soft-start power-up sequence. 28 25 V _{DD} Analog Power Supply. Bypass to GND with a 0.1μF capacitor as close to pin as possible. 29 26 INR- Right-Channel Negative Input. In mono mode, INR- is the negative input. 30 27 INR+ Right-Channel Positive Input. In mono mode, INR+ is the positive input. 31 28 G1 Gain Select input 1 34 29 G2 Gain Select input 2 35 30 SHDN Active-Low Shutdown Input. Drive SHDN high for normal operation. Drive SHDN low to place the device in shutdown mode. 4 Active-Low Mute Input. Drive logic low to place the device in mute. In mute mode, Class D output stage is no longer switching. Drive high for normal operation. MUTE is internally pulled up to V _{REG} with a 100kΩ resistor. 37 32 TEMP Thermal Flag Output, Open Drain. Pullup with a 10kΩ resistor to REG. 38 33 TH2 Temperature Flag Threshold Select Input 2 39 34 TH1 Temperature Flag Threshold Select Input 1 40 35 TH0 Temperature Flag Threshold Select Input 0 51,52 45,46 OUTR- Right-Channel Negative Output 53,54 47,48 OUTR+ Right-Channel Positive Output 59,60 51,52 OUTL- Left-Channel Positive Output 61,62 53,54 OUTL+ Left-Channel Positive Output	22, 23, 24	19, 20, 21	REG	Internal Regulator Output Voltage (6V). Bypass with a 0.01µF capacitor to GND.				
28 25 VDD Analog Power Supply. Bypass to GND with a 0.1μF capacitor as close to pin as possible. 29 26 INR- Right-Channel Negative Input. In mono mode, INR- is the negative input. 30 27 INR+ Right-Channel Positive Input. In mono mode, INR+ is the positive input. 31 28 G1 Gain Select input 1 34 29 G2 Gain Select input 2 35 30 SHDN Active-Low Shutdown Input. Drive SHDN high for normal operation. Drive SHDN low to place the device in shutdown mode. Active-Low Mute Input. Drive logic low to place the device in mute. In mute mode, Class D output stage is no longer switching. Drive high for normal operation. MUTE is internally pulled up to VREG with a 100kΩ resistor. 37 32 TEMP Thermal Flag Output, Open Drain. Pullup with a 10kΩ resistor to REG. 38 33 TH2 Temperature Flag Threshold Select Input 2 39 34 TH1 Temperature Flag Threshold Select Input 1 40 35 TH0 Temperature Flag Threshold Select Input 0 51, 52 45, 46 OUTR- Right-Channel Negative Output 59, 60 51, 52 OUTL- Left-Channel Positive Output 61, 62 53, 54 OUTL+ Left-Channel Positive Output	25, 26	22, 23	GND	Analog Ground				
29 26 INR- Right-Channel Negative Input. In mono mode, INR- is the negative input.	27	24	SS	Soft-Start. Connect a 0.47µF capacitor to GND to utilize soft-start power-up sequence.				
30 27 INR+ Right-Channel Positive Input. In mono mode, INR+ is the positive input. 31 28 G1 Gain Select input 1 34 29 G2 Gain Select input 2 35 30 SHDN Active-Low Shutdown Input. Drive SHDN high for normal operation. Drive SHDN low to place the device in shutdown mode. 36 31 MUTE Active-Low Mute Input. Drive logic low to place the device in mute. In mute mode, Class D output stage is no longer switching. Drive high for normal operation. MUTE is internally pulled up to V _{REG} with a100kΩ resistor. 37 32 TEMP Thermal Flag Output, Open Drain. Pullup with a 10kΩ resistor to REG. 38 33 TH2 Temperature Flag Threshold Select Input 2 39 34 TH1 Temperature Flag Threshold Select Input 1 40 35 TH0 Temperature Flag Threshold Select Input 0 51, 52 45, 46 OUTR- Right-Channel Negative Output 53, 54 47, 48 OUTR+ Right-Channel Positive Output 59, 60 51, 52 OUTL- Left-Channel Positive Output	28	25	V _{DD}					
31 28 G1 Gain Select input 1 34 29 G2 Gain Select input 2 35 30 SHDN Active-Low Shutdown Input. Drive SHDN high for normal operation. Drive SHDN low to place the device in shutdown mode. 36 31 MUTE Active-Low Mute Input. Drive logic low to place the device in mute. In mute mode, Class D output stage is no longer switching. Drive high for normal operation. MUTE is internally pulled up to V _{REG} with a100kΩ resistor. 37 32 TEMP Thermal Flag Output, Open Drain. Pullup with a 10kΩ resistor to REG. 38 33 TH2 Temperature Flag Threshold Select Input 2 39 34 TH1 Temperature Flag Threshold Select Input 1 40 35 TH0 Temperature Flag Threshold Select Input 0 51, 52 45, 46 OUTR- Right-Channel Negative Output 53, 54 47, 48 OUTR+ Right-Channel Positive Output 59, 60 51, 52 OUTL- Left-Channel Positive Output	29	26	INR-	Right-Channel Negative Input. In mono mode, INR- is the negative input.				
34 29 G2 Gain Select input 2 35 30 SHDN Active-Low Shutdown Input. Drive SHDN high for normal operation. Drive SHDN low to place the device in shutdown mode. 36 31 MUTE Active-Low Mute Input. Drive logic low to place the device in mute. In mute mode, Class D output stage is no longer switching. Drive high for normal operation. MUTE is internally pulled up to V _{REG} with a100kΩ resistor. 37 32 TEMP Thermal Flag Output, Open Drain. Pullup with a 10kΩ resistor to REG. 38 33 TH2 Temperature Flag Threshold Select Input 2 39 34 TH1 Temperature Flag Threshold Select Input 1 40 35 TH0 Temperature Flag Threshold Select Input 0 51, 52 45, 46 OUTR- Right-Channel Negative Output 53, 54 47, 48 OUTR+ Right-Channel Positive Output 59, 60 51, 52 OUTL- Left-Channel Negative Output 61, 62 53, 54 OUTL+ Left-Channel Positive Output	30	27	INR+	Right-Channel Positive Input. In mono mode, INR+ is the positive input.				
35 30 SHDN Active-Low Shutdown Input. Drive SHDN high for normal operation. Drive SHDN low to place the device in shutdown mode. 36 31 MUTE Active-Low Mute Input. Drive logic low to place the device in mute. In mute mode, Class D output stage is no longer switching. Drive high for normal operation. MUTE is internally pulled up to V _{REG} with a 100kΩ resistor. 37 32 TEMP Thermal Flag Output, Open Drain. Pullup with a 10kΩ resistor to REG. 38 33 TH2 Temperature Flag Threshold Select Input 2 39 34 TH1 Temperature Flag Threshold Select Input 1 40 35 TH0 Temperature Flag Threshold Select Input 0 51, 52 45, 46 OUTR- Right-Channel Negative Output 53, 54 47, 48 OUTR+ Right-Channel Positive Output 59, 60 51, 52 OUTL- Left-Channel Positive Output	31	28	G1	Gain Select input 1				
SHDIN place the device in shutdown mode.	34	29	G2	Gain Select input 2				
3631MUTEClass D output stage is no longer switching. Drive high for normal operation. MUTE is internally pulled up to V _{REG} with a 100kΩ resistor.3732TEMPThermal Flag Output, Open Drain. Pullup with a 10kΩ resistor to REG.3833TH2Temperature Flag Threshold Select Input 23934TH1Temperature Flag Threshold Select Input 14035TH0Temperature Flag Threshold Select Input 051, 5245, 46OUTR-Right-Channel Negative Output53, 5447, 48OUTR+Right-Channel Positive Output59, 6051, 52OUTL-Left-Channel Negative Output61, 6253, 54OUTL+Left-Channel Positive Output	35	30	SHDN	· · · · · · · · · · · · · · · · · · ·				
38 33 TH2 Temperature Flag Threshold Select Input 2 39 34 TH1 Temperature Flag Threshold Select Input 1 40 35 TH0 Temperature Flag Threshold Select Input 0 51, 52 45, 46 OUTR- Right-Channel Negative Output 53, 54 47, 48 OUTR+ Right-Channel Positive Output 59, 60 51, 52 OUTL- Left-Channel Negative Output 61, 62 53, 54 OUTL+ Left-Channel Positive Output	36	31	MUTE	Class D output stage is no longer switching. Drive high for normal operation. MUTE is				
39 34 TH1 Temperature Flag Threshold Select Input 1 40 35 TH0 Temperature Flag Threshold Select Input 0 51, 52 45, 46 OUTR- Right-Channel Negative Output 53, 54 47, 48 OUTR+ Right-Channel Positive Output 59, 60 51, 52 OUTL- Left-Channel Negative Output 61, 62 53, 54 OUTL+ Left-Channel Positive Output	37	32	TEMP	Thermal Flag Output, Open Drain. Pullup with a $10k\Omega$ resistor to REG.				
40 35 TH0 Temperature Flag Threshold Select Input 0 51, 52 45, 46 OUTR- Right-Channel Negative Output 53, 54 47, 48 OUTR+ Right-Channel Positive Output 59, 60 51, 52 OUTL- Left-Channel Negative Output 61, 62 53, 54 OUTL+ Left-Channel Positive Output	38	33	TH2	Temperature Flag Threshold Select Input 2				
51, 52 45, 46 OUTR- Right-Channel Negative Output 53, 54 47, 48 OUTR+ Right-Channel Positive Output 59, 60 51, 52 OUTL- Left-Channel Negative Output 61, 62 53, 54 OUTL+ Left-Channel Positive Output	39	34	TH1	Temperature Flag Threshold Select Input 1				
53, 54 47, 48 OUTR+ Right-Channel Positive Output 59, 60 51, 52 OUTL- Left-Channel Negative Output 61, 62 53, 54 OUTL+ Left-Channel Positive Output	40	35	TH0	Temperature Flag Threshold Select Input 0				
59, 60 51, 52 OUTL- Left-Channel Negative Output 61, 62 53, 54 OUTL+ Left-Channel Positive Output	51, 52	45, 46	OUTR-	Right-Channel Negative Output				
61, 62 53, 54 OUTL+ Left-Channel Positive Output	53, 54	47, 48	OUTR+	Right-Channel Positive Output				
	59, 60	51, 52	OUTL-	Left-Channel Negative Output				
EP GND Exposed Paddle. Connect to GND with multiple vias for best heat dissipation.	61, 62	53, 54	OUTL+	Left-Channel Positive Output				
	EP	EP	GND	Exposed Paddle. Connect to GND with multiple vias for best heat dissipation.				

Typical Application Circuits/Functional Diagrams




Figure 1. Typical Application and Functional Diagram in Stereo Mode

10 ______ /I/XI/M

Typical Application Circuits/Functional Diagrams (continued)




Figure 2. Typical Application and Functional Diagram in Mono Mode

Detailed Description

The MAX9709 filterless, Class D audio power amplifier features several improvements to switch mode amplifier technology. The MAX9709 is a two-channel, stereo amplifier with 25W output power on each channel. The amplifier can be configured to output 50W output power in mono mode. The device offers Class AB performance with Class D efficiency, while occupying minimal board space. A unique filterless modulation scheme and spread-spectrum switching mode create a compact, flexible, low-noise, efficient audio power amplifier. The differential input architecture reduces common-mode noise pickup, and can be used without input-coupling capacitors. The device can also be configured as a single-ended input amplifier.

Mono/Stereo Configuration

The MAX9709 features a mono mode that allows the right and left channels to operate in parallel, achieving up to 50W of output power. The mono mode is enabled by applying logic high to MONO. In this mode, audio signal applied to the right channel (INR+/INR-) is routed to the H-bridge of both channels, while signal applied to the left channel (INL+/INL-) is ignored. OUTL+ must be connected to OUTR+ and OUTL- must be connected to OUTR- using heavy PC board traces as close to the device as possible (see Figure 2).

When the device is placed in mono mode on a PC board with outputs wired together, ensure that the MONO pin can never be driven low when the device is enabled. Driving the MONO pin low (stereo mode) while the outputs are wired together in mono mode may trigger the short-circuit or thermal protection or both, and may even damage the device.

Efficiency

Efficiency of a Class D amplifier is attributed to the region of operation of the output stage transistors. In a Class D amplifier, the output transistors act as current-steering switches and consume negligible additional power. Any power loss associated with the Class D output stage is mostly due to the I²R loss of the MOSFET on-resistance and quiescent current overhead. The theoretical best efficiency of a linear amplifier is 78%; however, that efficiency is only exhibited at peak output

powers. Under normal operating levels (typical music reproduction levels), efficiency falls below 30%, whereas the MAX9709 still exhibits 87% efficiency under the same conditions.

Shutdown

The MAX9709 features a shutdown mode that reduces power consumption and extends battery life. Driving SHDN low places the device in low-power (0.1 μ A) shutdown mode. Connect SHDN to digital high for normal operation.

Mute Function

The MAX9709 features a clickless/popless mute mode. When the device is muted, the outputs stop switching, muting the speaker. Mute only affects the output stage and does not shut down the device. To mute the MAX9709, drive MUTE to logic low. Driving MUTE low during the power-up/down or shutdown/turn-on cycle optimizes click-and-pop suppression.

Click-and-Pop Suppression

The MAX9709 features comprehensive click-and-pop suppression that eliminates audible transients on start-up and shutdown. While in shutdown, the H-bridge is pulled to GND through a 330k Ω resistor. During startup or power-up, the input amplifiers are muted and an internal loop sets the modulator bias voltages to the correct levels, preventing clicks and pops when the H-bridge is subsequently enabled. Following startup, a soft-start function gradually unmutes the input amplifiers. The value of the soft-start capacitor has an impact on the click-and-pop levels, as well as startup time.

Thermal Sensor

The MAX9709 features an on-chip temperature sensor that monitors the die temperature. When the junction temperature exceeds a programmed level, TEMP is pulled low. This flags the user to reduce power or shut down the device. TEMP may be connected to SS or MUTE for automatic shutdown during overheating. If TEMP is connected to MUTE, during thermal protection mode, the audio is muted and the device is in mute mode. If TEMP is connected to SS, during thermal protection mode, the device is shut down but the thermal sensor is still active.

TEMP returns high once the junction temperature cools below the set threshold minus the thermal hysteresis. If TEMP is connected to either MUTE or SS, the audio output resumes. The temperature threshold is set by the THO, TH1, and TH2 inputs as shown in Table 1. An RC filter may be used to eliminate any transient at the TEMP output as shown in Figure 3.

If TH2 = TH1 = TH0 = HIGH, it is likely that the MAX9709 enters thermal shutdown without tripping the thermal flag.

Gain Selection

The MAX9709 features four pin-selectable gain settings; see Table 2.




Figure 3. An RC Filter Eliminates Transient During Switching

Table 1. MAX9709 Junction Temperature Threshold Setting

JUNCTION TEMPERATURE (°C)	TH2	TH1	ТН0
80	Low	Low	Low
90	Low	Low	High
100	Low	High	Low
110	Low	High	High
120	High	Low	Low
129	High	Low	High
139	High	High	Low
158	High	High	High

Table 2. MAX9709 Gain Setting

		•
G1	G2	GAIN (dB)
Low	High	22
High	High	25
High	Low	29.5
Low	Low	36

Operating Modes

Fixed-Frequency Modulation (FFM) Mode

The MAX9709 features three switching frequencies in the FFM mode (Table 3). In this mode, the frequency spectrum of the Class D output consists of the fundamental switching frequency and its associated harmonics (see the Wideband Output Spectrum graph in the *Typical Operating Characteristics*). Select one of the three fixed switching frequencies such that the harmonics do not fall in a sensitive band. The switching frequency can be changed any time without affecting audio reproduction.

Spread-Spectrum Modulation (SSM) Mode

The MAX9709 features a unique, patented spreadspectrum (SSM) mode that flattens the wideband spectral components, improving EMI emissions that may be radiated by the speaker and cables. This mode is enabled by setting FS1 = FS2 = high. In SSM mode, the switching frequency varies randomly by ±4% around the center frequency (200kHz). The modulation scheme remains the same, but the period of the triangle waveform changes from cycle to cycle. Instead of a large amount of spectral energy present at multiples of the switching frequency, the energy is now spread over a bandwidth that increases with frequency. Above a few megahertz, the wideband spectrum looks like white noise for EMI purposes. SSM mode reduces EMI compared to fixed-frequency mode. This can also help to randomize visual artifacts caused by radiated or supply borne interference in displays.

Synchronous Switching Mode

The MAX9709 SYNCIN input allows the Class D amplifier to switch at a frequency defined by an external clock frequency. Synchronizing the amplifier with an external clock source may confine the switching frequency to a less sensitive band. The external clock frequency range is from 600kHz to 1.2MHz and can have any duty cycle, but the minimum pulse must be greater than 100ns.

SYNCOUT is an open-drain clock output for synchronizing external circuitry. Its frequency is four times the amplifier's switching frequency and it is active in either internal or external oscillator mode.

Table 3. Switching Frequencies

FS1	FS2	SYNCOUT FREQUENCY (kHz)	MODULATION
0	0	200	Fixed-frequency
0	1	250	Fixed-frequency
1	0	160	Fixed-frequency
1	1	200 ±4	Spread-spectrum

Linear Regulator (REG)

The supply voltage range for the MAX9709 is from 10V to 22V to achieve high-output power. An internal linear regulator reduces this voltage to 6.3V for use with small-signal and digital circuitry that does not require high-voltage supply. Bypass a 0.01µF capacitor from REG to GND.

Applications Information

Logic Inputs

All of the digital logic inputs and output have an absolute maximum rating of +12V. If the MAX9709 is operating with a supply voltage between 10V and 12V, digital inputs can be connected to PV_{DD} or V_{DD}. If PV_{DD} and V_{DD} are greater than 12V, digital inputs and outputs must be connected to a digital system supply lower than 12V.

Input Amplifier Differential Input

The MAX9709 features a differential input structure, making them compatible with many CODECs, and offering improved noise immunity over a single-ended input amplifier. In devices such as flat-panel displays, noisy digital signals can be picked up by the amplifier's inputs. These signals appear at the amplifiers' inputs as common-mode noise. A differential input amplifier amplifies only the difference of the two inputs, while any signal common to both inputs is attenuated.

Single-Ended Input

The MAX9709 can be configured as a single-ended input amplifier by capacitively coupling either input to GND and driving the other input (Figure 4).

Component Selection

Input Filter

An input capacitor, C_{IN} , in conjunction with the input impedance of the MAX9709, forms a highpass filter that removes the DC bias from an incoming signal. The AC-coupling capacitor allows the amplifier to bias the signal to an optimum DC level. Assuming zero-source impedance, the -3dB point of the highpass filter is given by:

$$f_{-3dB} = \frac{1}{2\pi R_{IN} C_{IN}}$$




Figure 4. Single-Ended Input Connections

Choose C_{IN} so that f_{-3dB} is well below the lowest frequency of interest. Setting f_{-3dB} too high affects the low-frequency response of the amplifier. Use capacitors with dielectrics that have low-voltage coefficients, such as tantalum or aluminum electrolytic. Capacitors with high-voltage coefficients, such as ceramics, may result in increased distortion at low frequencies.

Output Filter

The MAX9709 does not require an output filter. However, output filtering can be used if a design is failing radiated emissions due to board layout or cable length, or the circuit is near EMI-sensitive devices. See the MAX9709 evaluation kit for suggested filter topologies. The tuning and component selection of the filter should be optimized for the load. A purely resistive load (8 Ω) used for lab testing requires different components than a real, complex load-speaker load.

Charge-Pump Capacitor Selection

The MAX9709 has an internal charge-pump converter that produces a voltage level for internal circuitry. It requires a flying capacitor (C1) and a holding capacitor (C2). Use capacitors with an ESR less than $100m\Omega$ for optimum performance. Low-ESR ceramic capacitors minimize the output resistance of the charge pump. For best performance over the extended temperature range, select capacitors with an X7R dielectric. The capacitors' voltage rating must be greater than 36V.

Sharing Input Sources

In certain systems, a single audio source can be shared by multiple devices (speaker and headphone amplifiers). When sharing inputs, it is common to mute the unused device, rather than completely shutting it down. This prevents the unused device inputs from distorting the input signal. Mute the MAX9709 by driving MUTE low. Driving MUTE low turns off the Class D output stage, but does not affect the input bias levels of the MAX9709.

Frequency Synchronization

The MAX9709 outputs up to 27W on each channel in stereo mode. If higher output power or a 2.1 solution is needed, two MAX9709s can be used. Each MAX9709 is synchronized by connecting SYNCOUT from the first MAX9709 to SYNCIN of the second MAX9709 (see Figure 5).

Supply Bypassing/Layout

Proper power-supply bypassing ensures low distortion operation. For optimum performance, bypass PVDD to PGND with a 0.1µF capacitor as close to each PVDD pin as possible. A low-impedance, high-current powersupply connection to PVDD is assumed. Additional bulk capacitance should be added, as required, depending on the application and power-supply characteristics. GND and PGND should be star-connected to system ground. For the TQFN package, solder the exposed paddle (EP) to the ground plane using multiple-plated through-hole vias. The exposed paddle must be soldered to the ground plane for rated power dissipation and good ground return. Use wider PC board traces to lower the parasitic resistance for the high-power output pins (OUTR+, OUTR-, OUTL+, OUTL-). Refer to the MAX9709 evaluation kit for layout guidance.

Thermal Considerations

Class D amplifiers provide much better efficiency and thermal performance than a comparable Class AB amplifier. However, the system's thermal performance must be considered with realistic expectations along with its many parameters.

Continuous Sine Wave vs. Music

When a Class D amplifier is evaluated in the lab, often a continuous sine wave is used as the signal source. While this is convenient for measurement purposes, it represents a worst-case scenario for thermal loading on the amplifier. It is not uncommon for a Class D amplifier to enter thermal shutdown if driven near maximum output power with a continuous sine wave. The PC board must be optimized for best dissipation (see the *PC Board Thermal Considerations* section).

Audio content, both music and voice, has a much lower RMS value relative to its peak output power. Therefore, while an audio signal may reach similar peaks as a continuous sine wave, the actual thermal impact on the Class D amplifier is highly reduced. If the thermal performance of a system is being evaluated, it is important to use actual audio signals instead of sine waves for testing. If sine waves must be used, the thermal performance is less than the system's actual capability for real music or voice.

PC Board Thermal Considerations

The exposed pad is the primary route for conducting heat away from the IC. With a bottom-side exposed pad, the PC board and its copper becomes the primary heatsink for the Class D amplifier. Solder the exposed pad to a copper polygon. Add as much copper as possible from this polygon to any adjacent pin on the Class D amplifier as well as to any adjacent components, provided these connections are at the same potential. These copper paths must be as wide as possible. Each of these paths contributes to the overall thermal capabilities of the system.

The copper polygon to which the exposed pad is attached should have multiple vias to the opposite side of the PC board, where they connect to another copper polygon. Make this polygon as large as possible within the system's constraints for signal routing.

Additional improvements are possible if all the traces from the device are made as wide as possible. Although the IC pins are not the primary thermal path out of the package, they do provide a small amount. The total improvement would not exceed about 10%, but it could make the difference between acceptable performance and thermal problems.

Auxiliary Heatsinking

If operating in higher ambient temperatures, it is possible to improve the thermal performance of a PC board with the addition of an external heatsink. The thermal resistance to this heatsink must be kept as low as possible to maximize its performance. With a bottom-side exposed pad, the lowest resistance thermal path is on the bottom of the PC board. The topside of the IC is not a significant thermal path for the device, and therefore is not a cost-effective location for a heatsink. If an LC filter is used in the design, placing the inductor in close proximity to the IC can help draw heat away from the MAX9709.

Thermal Calculations

The die temperature of a Class D amplifier can be estimated with some basic calculations. For example, the die temperature is calculated for the below conditions:

- $T_A = +40^{\circ}C$
- Pout = 16W
- Efficiency $(\eta) = 87\%$
- $\theta_{\text{JA}} = 21^{\circ}\text{C/W}$

First, the Class D amplifier's power dissipation must be calculated:

$$P_{DISS} = \frac{P_{OUT}}{\eta} - P_{OUT} = \frac{16W}{0.87} - 16W = 2.4W$$

Then the power dissipation is used to calculate the die temperature, T_C, as follows:

$$T_C = T_A + P_{DISS} \times \theta_{JA} = 40^{\circ}C + 24W \times 21^{\circ}C/W = 90.4^{\circ}C$$

Load Impedance

The on-resistance of the MOSFET output stage in Class D amplifiers affects both the efficiency and the peak-current capability. Reducing the peak current into the load reduces the I²R losses in the MOSFETs, which increases efficiency. To keep the peak currents lower, choose the highest impedance speaker which can still deliver the desired output power within the voltage swing limits of the Class D amplifier and its supply voltage.

Another consideration is the load impedance across the audio frequency band. A loudspeaker is a complex electromechanical system with a variety of resonance. In other words, an 8Ω speaker usually has 8Ω impedance within a very narrow range. This often extends well below 8Ω , reducing the thermal efficiency below what is expected. This lower-than-expected impedance can be further reduced when a crossover network is used in a multidriver audio system.

Systems Application Circuit

The MAX9709 can be configured into multiple amplifier systems. One concept is a 2.1 audio system (Figure 5) where a stereo audio source is split into three channels. The left- and right-channel inputs are highpass filtered to remove the bass content, and then amplified by the MAX9709 in stereo mode. Also, the left- and right-channel inputs are summed together and lowpass filtered to remove the high-frequency content, then amplified by a second MAX9709 in mono mode.

The conceptual drawing of Figure 5 can be applied to either single-ended or differential systems. Figure 6 illustrates the circuitry required to implement a fully differential filtering system. By maintaining a fully differential path, the signal-to-noise ratio remains uncompromised and noise pickup is kept very low. However, keeping a fully differential signal path results in almost twice the component count, and therefore performance must be weighed against cost and size.

The highpass and lowpass filters should have different cutoff frequencies to ensure an equal power response at the crossover frequency. The filters should be at -6dB amplitude at the crossover frequency, which is known as a Linkwitz-Riley alignment. In the example circuit of Figure 6, the -3dB cutoff frequency for the highpass filters is 250Hz, and the -3dB cutoff frequency for the lowpass filter is 160Hz. Both the highpass filters and the lowpass filters are at a -6dB amplitude at approximately 200Hz. If the filters were to have the same -3dB cutoff frequency, a measurement of sound pressure level (SPL) vs. frequency would have a peak at the crossover frequency.

The circuit in Figure 6 uses inverting amplifiers for their ease in biasing. Note the phase labeling at the outputs has been reversed. The resistors should be 1% or better in tolerance and the capacitors 5% tolerance or better. Mismatch in the components can cause discrepancies between the nominal transfer function and actual performance. Also, the mismatch of the input resistors (R15, R17, R19, and R21 in Figure 6) of the summing amplifier and lowpass filter causes some high-frequency sound to be sent to the subwoofer.

The circuit in Figure 6 drives a pair of MAX9709 devices similar to the circuit in Figure 5. The inputs to the MAX9709 still require AC-coupling to prevent compromising the click-and-pop performance of the MAX9709.

The left and right drivers should be at an 8Ω to 12Ω impedance, whereas the subwoofer can be 4Ω to 8Ω depending on the desired output power, the available power-supply voltage, and the sensitivity of the individual speakers in the system. The four gain settings of the MAX9709 allow gain adjustments to match the sensitivity of the speakers.




Figure 5. Multiple Amplifiers Implement a 2.1 Audio System






Figure 6. Fully Differential Crossover Filters

Pin Configurations



Pin Configurations (continued)




_____Chip Information

PROCESS: BiCMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

NOTES:

1. DIE THICKNESS ALLOWABLE IS 0.225mm MAXIMUM (0.009 INCHES MAXIMUM).

2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. - 1994.

3. N IS THE NUMBER OF TERMINALS.

Nd IS THE NUMBER OF TERMINALS IN X-DIRECTION &

No IS THE NUMBER OF TERMINALS IN Y-DIRECTION.

4. DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.

5. THE PIN #1 IDENTIFIER MUST BE LOCATED ON THE TOP SURFACE OF THE PACKAGE WITHIN HATCHED AREA AS SHOWN.
EITHER AN INDENTATION MARK OR INK/LASER MARK IS ACCEPTABLE.

6. ALL DIMENSIONS ARE IN MILLIMETERS.

7. PACKAGE WARPAGE MAX 0.01mm.

8. APPLIES TO EXPOSED PAD AND TERMINALS. EXCLUDES INTERNAL DIMENSION OF EXPOSED PAD.

9. MEETS JEDEC MO220.

10 MARKING IS FOR PACKAG ORIENTATION REFERENCE ONLY

11. NUMBER OF LEADS ARE FOR REFERENCE ONLY

	EXPOSED PAD VARIATION							
PKG.		D2 E2					JEDEC	DOWN BONDS
CODE	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	JEDEC	ALLOWED
T5688-2	6.50	6.65	6.70	6.50	6.65	6.70	WLLD-5	YES
T5688-3	6.50	6.65	6.70	6.50	6.65	6.70	WLLD-5	NO


-0==<	5	8	N _O ,			
o.	MIN.	NOM. MAX.				
Α	0.70	0.75	0.80	UT _E		
Ь	0.20	0.25	0.30	4		
D	7.90	8.00	8.10			
Ε	7.90	8.00	8.10			
e						
N	56					
Nd		14		3		
Ne		14		3		
L	0.30	0.40	0.50			
A1	0.00 0.02 0.05					
A2						
k	0.25					

DALLAS /VI/JXI/VI PACKAGE OUTLINE 56L THIN QFN, 8x8x0.8mm DIDCUMENT CONTROL NO.

-DRAWING NOT TO SCALE-

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

NOTES:

- 1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5-1982.
 2. DATUM PLANE ET IS LOCATED AT MOLD PARTING LINE AND COUNCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT BOTTOM OF PARTING LINE.
 3. DIMENSIONS DI AND EI DO NOT INCLUDE MOLD PROTRUSION.
- ALLOWABLE MOLD PROTRUSION IS 0.25 MM ON D1 AND E1 DIMENSIONS.
- THE TOP OF PACKAGE IS SMALLER THAN THE BOTTOM OF PACKAGE BY 0.15 MILLIMETERS.
- 5. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DIMENSION 6 DUES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE
 DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE
 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.
 ALL DIMENSIONS ARE IN MILLIMETERS.
 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95, REGISTRATION
 MS-026, VARIATION BCD.
 LEADS SHALL BE COPLANAR WITHIN .004 INCH.

- MARKING SHOWN IS FOR PACKAGE DRIENTATION REFERENCE ONLY.

JEDEC VARIATION		
	BCD	
	64 LEAD	
	MIN.	MAX.
A		1.60
A ₁	0.05	0.15
Az	1.35	1.45
D	11.80	12.20
D ₁	9.80	10.20
Ε	11.80	12.20
E ₁	9.80	10.20
e	0.50 BSC.	
L	0.45	0.75
b	0.17	0.27
b1	0.17	0.23
C	0.09	0.20
c 1	0.09	0.16
α	0.	7°

IEDEC VARIATION

DALLAS ////XI//

PACKAGE OUTLINE, 64L TQFP, 10x10x1.4mm

21-0083 В

-DRAWING NOT TO SCALE-

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.